In a very large scale integration (VLSI) of integrated circuit (IC) nowadays, digital circuit with low power design is the target of the IC designer. This is to prolong the battery life of the circuit especially if it is meant for wearable devices. In most of the digital circuits, counters are used widely and these counters consumed a lot of power. Therefore in this project the reduction of power consumption of Johnson Counter by using clock gating technique is presented. Johnson Counter is used extensively to generate particular data and shift the data synchronously as per the output sequence of the counter. To ensure the power consumption is reduced, a clock gating technique is incorporated to the Johnson Counter. This counter is implemented in Cadence software using 130 nm Complementary Metal Oxide Semiconductor (CMOS) technology. The design is observed by comparing the design of a 4 bit Johnson Counter using clock gating technique and another 4 bit Johnson Counter without using the clock gating technique. The result shows the power consumption of the Johnson Counter using the clock gating technique is 21.22 μW while the regular Johnson Counter consumed 67.09 μW. Thus the power consumption is reduced by about 68.3% when a clock gating technique is used.
Introduction
The circuitry and power consumption of digital system are increased day by day. More functions are integrated into electronic devices. This is achievable as technology is growing fast whereby chip size is getting reduces, speed become increases and device has become as small as possible. Since many tasks can be done in one time, power consumption has become an important part in design parameter. In a digital system, all arithmetic, logic and memory operations will be performed synchronously according to the system clock. Therefore, efficient design of sequential circuit is very important [1] .
A Johnson Counter is a counter which provide data sequence and is used in many applications such as digital to analog (D/A) converter [2] . This counter provides a very specific loop synchronously which is very useful for other logic design [3] . Johnson Counter requires only a half number of flipflops as compared to the conventional ring counter. Since the Johnson Counter is controlled synchronously by a clock, the circuit power consumption is very high. All the flip-flops in the counter will be triggered even though there is no change in the output of a certain flip-flop blocks. Thus to reduce the power consumption of the counter, clock gating technique is used to exclude those avoidable clock transitions at which no logic change is required by the block. By doing this process, the power can be minimized for that sequential circuit [4] . Figure 1 shows the basic process of clock gating technique. It is a logic circuit that controlled the input of the clock to the sequential circuit. 
Clock Gating
Several methods and circuits have been proposed and designed by previous researchers in order to improve performance, achieve higher speeds and lower the power consumption of sequential circuits over the past decades [5] [6] [7] . However, there is still a challenge to provide a more low power consumption with the latest design for modern applications and with the advancement of small scale CMOS technology. This project is conducted in 130 nm CMOS technology to improve the power consumed by the Johnson Counter by incorporating a clock gating technique to govern the counter clock management system. With this, a greater device density, higher speed and low power consumption are obtained.
In clock gating technique the clock to the flip-flops in the Johnson Counter are coming from the master clock (clk f ) that is controlled according to equations given in equations (1) to (4) . These equations are for 4 bit Johnson counter. Clock clk f1 and clk f2 are the clock master that had been divided by two and four respectively.
The Designed Circuit
Two Johnson Counters are designed in this project by using Cadence EDA Tools. The first one is the conventional Johnson Counter and the other is the proposed Johnson Counter with the clock gating circuit. The operating supply of the circuits is 1.2 V which is smaller than other designs referred. 
Result and Discussion
The Johnson Counter with clock gating technique circuit in Figure 6 was designed and simulated using Cadence with 130 nm technology and supply voltage of 1.2 V. The input for clk f2 , clk f4 and master is connected with different pulse input. Figure 6 shows the simulated circuit with its input pulse and frequency. Figure 7 shows the simulation result of the conventional counter while Figure 8 shows the simulation result of the counter with clock gating circuit. It is shown that the counter with clock gating technique is getting a pulse when it is needed to toggle the output. Each flip flop is receiving a controlled clock sequence generated by the combinational logic circuit, master clock and the available masking clocks. Hence the power consumption of the system can be controlled efficiently. From the simulation, the power consumption for conventional Johnson Counter circuit is 67.09 µW while the power consumption for Johnson Counter with clock gating technique circuit is 21.22 µW. There is a reduction around 31% or about 45.87 µW when clock gating technique is used. 
Transient Analysis

Design Rule Check and Layout versus SchematicTest
Design Rule Check (DRC) is a physical design process to determine if the circuit layout drawn, satisfies a number of rules as defined by the semiconductor manufacturer. Figure 9 shows the layout for the proposed design and the result of the DRC for the layout is successful. The total physical area for the proposed analog multiplier is 129 µm². The layout versus schematic (LVS) is done to verify whether the layout really representing the schematic circuit. In this test, a comparisons between the layout and schematic is done to check the circuit connectivity. The result from the LVS test has shown the schematic and layout are equivalent.
Conclusion
A 4 bit Johnson Counter with a clock gating technique are designed in this project. The clock gating technique is used as a method to reduce the power consumption of the Johnson Counter. The circuit is designed utilizing 1.2 V power supply using Cadence EDA tools with 130 nm CMOS technology. The simulation result shown that the clock gating systems is effective in reducing the power consumption if Johnson Counter.
